Heterogeneous Parallel Computing
February 10th, 2014
Heterogeneous Parallel Computing (HPC) is about utilizing a set of very different processors such as CPU and GPU efficiently and with ease. The HPC Research Group in ICCL lab is actively addressing the following research questions to help realize better heterogeneous parallel computing platforms and applications.
Research Agenda
- communication problem
- between CPU and accelerators (GPU, VLIW, loop accelerators, ASIC, etc.)
- memory organization and management problem
- shared memory? cache? scratch-pad memory?
- domain specific architecture
- for example, computer vision or machine learning
Publications
- Fast Shared On-Chip Memory Architecture for Efficient Hybrid Computing with CGRAs, Jongeun Lee, Yeonghun Jeong, and Sungsok Seo, Proc. of Design, Automation and Test in Europe (DATE ’13), March, 2013.
- Software-Managed Automatic Data Sharing for Coarse-Grained Reconfigurable Coprocessors, Toan X. Mai and Jongeun Lee*, Proc. of International Conference on Field-Programmable Technology (FPT ’12), pp. 277-284, December, 2012.
- CRM: Configurable Range Memory for Fast Reconfigurable Computing, Jongkyung Paek, Jongeun Lee*, and Kiyoung Choi, Proc. of Reconfigurable Architecture Workshop (RAW ’11), pp. 158-165, May, 2011.
Related Articles
Categories: Research